

08/16/99

09375081 001699

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL <small>(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))</small>	Attorney Docket No. MIO 007 NA
	First Inventor or Application Identifier Fernando Gonzalez
	Title Transistors Having Controlled Conductive Spacers, Uses of Such Transistors and Methods of Making Such Transistors
	Express Mail Label No. EJ856537582US

APPLICATION ELEMENTS <small>See MPEP chapter 600 concerning utility patent application contents.</small>	ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, DC 20231
1. <input checked="" type="checkbox"/> * Fee Transmittal Form (e.g., PTO/SB/17) <small>(Submit an original and a duplicate for fee processing)</small>	5. <input type="checkbox"/> Microfiche Computer Program (Appendix)
2. <input checked="" type="checkbox"/> Specification [Total Pages 27] <small>(preferred arrangement set forth below)</small> <ul style="list-style-type: none">- Descriptive title of the invention- Cross References to Related Applications- Statement Regarding Fed sponsored R & D- Reference to Microfiche Appendix- Background of the invention- Brief Summary of the invention- Brief Description of the Drawings (if filed)- Detailed Description- Claim(s)- Abstract of the Disclosure	6. Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> <ul style="list-style-type: none">a. <input type="checkbox"/> Computer Readable Copyb. <input type="checkbox"/> Paper Copy (identical to computer copy)c. <input type="checkbox"/> Statement verifying identity of above copies
3. <input checked="" type="checkbox"/> Drawing(s) (35 U.S.C. 113) [Total Sheets 5]	ACCOMPANYING APPLICATION PARTS 7. <input type="checkbox"/> Assignment Papers (cover sheet & document(s)) 8. <input type="checkbox"/> 37 C.F.R. § 3.73(b) Statement <input checked="" type="checkbox"/> Power of Attorney <small>(when there is an assignee)</small> 9. <input type="checkbox"/> English Translation Document (if applicable) 10. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations 11. <input checked="" type="checkbox"/> Preliminary Amendment 12. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) <small>(Should be specifically itemized)</small> 13. <input type="checkbox"/> * Small Entity Statement(s) <input type="checkbox"/> Statement filed in prior application, Status still proper and desired <small>(PTO/SB/09-12)</small> 14. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 15. <input checked="" type="checkbox"/> Other: <u>Check \$916.00 (filing fee)</u> <u>Initial Information Data Sheet</u>
4. Oath or Declaration [Total Pages 3] <ul style="list-style-type: none">a. <input type="checkbox"/> Newly executed (original or copy)b. <input checked="" type="checkbox"/> Copy from a prior application (37 C.F.R. § 1.63(d)) <small>(for continuation/divisional with Box 16 completed)</small><ul style="list-style-type: none">i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).	
* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).	

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:
☒ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. 08 / 987.819
Prior application information: Examiner G. Munson Group / Art Unit: 2811

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS					
<input type="checkbox"/> Customer Number or Bar Code Label			or <input checked="" type="checkbox"/> Correspondence address below		
<small>(Insert Customer No. or Attach bar code label here)</small>					
Name	Killworth, Gottman, Hagan & Schaeff, L.L.P.				
Address	One Dayton Centre, Suite 500 One South Main Street				
City	Dayton	State	Ohio	Zip Code	45402-2023
Country	United States of America	Telephone	(937) 223-2050	Fax	(937) 223-0724

Name (Print/Type)	Richard C. Stevens	Registration No. (Attorney/Agent)	28,046
Signature	<i>Richard C. Stevens</i>	Date	8/16/99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of

Applicant(s) : Fernando Gonzalez and David Kao

Title : TRANSISTORS HAVING CONTROLLED CONDUCTIVE SPACERS, USES
OF SUCH TRANSISTORS AND METHODS OF MAKING SUCH
TRANSISTORS

Docket : MIO 007 NA

BOX PATENT APPLICATION

Assistant Commissioner for Patents
Washington, D.C. 20231


Sir:

EJ856537582US

"Express Mail" Mailing Label Number EJ856537582US

Date of Deposit August 16, 1999

**I hereby certify that this paper or fee is being deposited with the
United States Postal Service "Express Mail Post Office to Addressee"
service under 37 CFR 1.10 on the date indicated above and is
addressed to the BOX PATENT APPLICATION, Assistant
Commissioner for Patents, Washington, D.C. 20231.**



Lisa M. Gum

Initial Information Data Sheet

Inventor Information

Inventor One Given Name:: Fernando
Family Name:: Gonzalez
Postal Address Line One:: 2579 S. Flotilla Ave.
City:: Boise
State or Province:: ID
Postal or Zip Code:: 83706
Citizenship Country:: USA

Inventor Two Given Name:: David
Family Name:: Kao
Postal Address Line One:: 2158 E. Lochmeadow Ct.
City:: Meridian
State or Province:: ID
Postal or Zip Code:: 83642
Citizenship Country:: P.R. China

Correspondence Information

Name Line One:: Killworth, Gottman, Hagan & Schaeff, L.L.P.
Address Line One:: One Dayton Centre, Suite 500
City:: Dayton
State or Province:: OH
Postal or Zip Code:: 45402-2023
Telephone:: (937) 223-2050
Fax:: (937) 223-0724
Electronic Mail:: igell@kghs.com

Application Information

Title Line One:: TRANSISTORS HAVING CONTROLLED CONDUCTIVE
Title Line Two:: SPACERS, USES OF SUCH TRANSISTORS AND
Title Line Three:: METHODS OF MAKING SUCH TRANSISTORS
Total Drawing Sheets:: 5
Formal Drawings?:: No
Application Type:: Utility
Docket Number:: MIO 007 NA

Representative Information

Registration Number One::	26,397
Registration Number Two::	27,262
Registration Number Three::	29,001
Registration Number Four::	28,046
Registration Number Five::	33,579
Registration Number Six::	39,564
Registration Number Seven::	38,769
Registration Number Eight::	32,651
Registration Number Nine::	30,871
Registration Number Ten::	34,095

Continuity Information

This application is a::	Continuation of
> Application One::	08/987,819
Filing Date::	December 10, 1997

which is a::	Continuation-in-part of
> Application Two::	08/741,828
Filing Date::	October 31, 1996
Patent Number::	5,714,786

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application of

Applicants : Fernando Gonzalez and David Kao
Title : TRANSISTORS HAVING CONTROLLED CONDUCTIVE SPACERS, USES
OF SUCH TRANSISTORS AND METHODS OF MAKING SUCH
TRANSISTORS
Docket No. : MIO 007 NA

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

PRELIMINARY AMENDMENT

Please preliminarily amend the above-identified application as follows.

IN THE SPECIFICATION

Page 1, delete lines 4-8 in their entirety and add the following:

--This application is a division of U.S. Patent Application Serial No. 08/987,819, filed December 10, 1997 and entitled TRANSISTORS HAVING CONTROLLED CONDUCTIVE SPACERS, USES OF SUCH TRANSISTORS AND METHODS OF MAKING SUCH TRANSISTORS the disclosure of which is hereby incorporated by reference.--


IN THE CLAIMS

Please cancel claims 1-14, 20-22 and 24-32.

REMARKS

Claims 15-19 and 23 were canceled from the continuation-in-part application without prejudice to pursuing these claims in this continuation application.

Respectfully submitted,
KILLWORTH, GOTTMAN, HAGAN
& SCHAEFF, L.L.P.

By 
Richard C. Stevens
Registration No. 28,046

One Dayton Centre
One South Main Street, Suite 500
Dayton, Ohio 45402-2023
Telephone: (937) 223-2050
Facsimile: (937) 223-0724
RCS/amm

TRANSISTORS HAVING CONTROLLED CONDUCTIVE SPACERS, USES OF SUCH TRANSISTORS AND METHODS OF MAKING SUCH TRANSISTORS

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Patent Application Serial No.
5 08/741,828, filed October 31, 1996 and entitled TRANSISTORS HAVING
CONTROLLED CONDUCTIVE SPACERS, USES OF SUCH SPACERS AND
METHODS OF MAKING SUCH TRANSISTORS the disclosure of which is hereby
incorporated by reference.

BACKGROUND OF THE INVENTION

10 The present invention relates in general to transistor structures and, more
particularly, to improved transistor structures, their uses and methods for making them
wherein an insulated conductive gate spacer or an insulated conductive portion of a
gate spacer is contacted and driven separately from the gate.

15 The use of lightly doped drain (LDD) regions in very large scale integrated (VLSI)
metal oxide semiconductor (MOS) integrated circuit structures is well known to
overcome electric field effects near the drain region which can cause short channel
effects, punchthrough and hot carrier degradation. The formation of such LDD regions
between the channel and the more heavily and deeper doped conventional drain region
spreads out the electric field which mitigates short-channel effects, reduces hot carrier
20 generation and increases the punchthrough breakdown voltage.

Spacers formed on the sidewalls of the gate electrodes of MOS transistors have
been utilized in the formation of LDD regions. Both electrically nonconducting, typically
oxide, spacers and electrically conducting spacers have been used; however, the

spacers normally are not connected to a defined potential such that they float within the MOS structure including the transistors. When conductive spacers have been used for operation of an MOS transistor, they have served as an extension of the gate electrode upon which they are formed.

- 5 While LDD transistors are an improvement over conventional MOS transistors, LDD transistors also have disadvantages in their own right. For example, transistor drive current is reduced in LDD transistors due to the transistor series resistance of the LDD regions.

10 Accordingly, there is an ongoing need for improved transistor structures which can be used to improve various characteristics of standard LDD transistors, for example, the transistor drive current and gate delays of logic circuits including the improved transistors. Preferably, the improved transistors could be used together with or in place of conventional transistors and/or standard LDD transistors in an integrated circuit. Such an improved transistor structure should provide higher breakdown voltage from drain to source side (BVDSS) and higher subthreshold voltages.

SUMMARY OF THE INVENTION

20 This need for improvement over existing LDD transistors is met by the invention of the present application wherein an insulated conductive gate spacer or a conductive layer under a nonconductive spacer, together forming a composite spacer, is formed on a transistor, contacted and driven separately from the conventional gate of the transistor. The gate spacer, conductive layer of a composite spacer or a portion or portions thereof serve as control for the transistor taking the form of a second gate or second and third gates for the transistor. Transistors of the present invention may be used throughout an integrated circuit or it may be preferred to use the improved

transistors only in critical speed paths of an integrated circuit. Delays within circuits including the improved transistors are reduced since the drain voltage can be higher than VCC and the BVDSS and subthreshold voltage are substantially higher than standard LDD transistors. When the improved transistors are used selectively within an integrated circuit, the remaining devices can be structured as standard LDD transistors, using the gate spacers in a conventional manner, and/or as conventional transistors.

Thus, the present invention provides an improved transistor structure which includes an insulated electrically conductive gate spacer or electrically conductive gate spacer portion which is contacted and controlled separately from the gate of the transistor. The improved transistor structure also provides improved transistor drive current and reduced delays within integrated circuits including the improved transistors. The improved transistor structure can be used together with LDD transistors and other conventional transistors at least, for example, in critical speed paths. The present invention also provides uses for the improved transistor structure and methods for making it, and uses for the combined LDD/conventional and improved transistor structures and methods for making the combined LDD/conventional and improved transistor structures.

Other features and advantages of the invention will be apparent from the following description, the accompanying drawings and the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a fragmentary plan view of a first embodiment of an improved transistor made in accordance with the present invention;

Fig. 2 is a fragmentary sectional view of the improved transistor of Fig. 1 taken along section line 2-2;

Fig. 3 is a fragmentary sectional view of the improved transistor of Fig. 1 taken along section line 3-3;

5 Fig. 4 is a schematic illustration of an integrated circuit including transistors of the present invention together with LDD transistors and/or conventional transistors;

Fig. 5 is a schematic illustration of use of a transistor of the present invention in a dynamic random access memory (DRAM);

10 Fig. 6 is a schematic illustration of use of a transistor of the present invention in a semi-static low power DRAM cell;

Fig. 7 is a fragmentary plan view of a second embodiment of an improved transistor made in accordance with the present invention;

Fig. 8 is a fragmentary sectional view of the improved transistor of Fig. 7 taken along section line 8-8;

15 Fig. 9 is a fragmentary plan view illustrating a third embodiment of an improved transistor made in accordance with the present invention;

Fig. 10 is a fragmentary sectional view of the improved transistor of Fig. 9 taken along section line 10-10;

Fig. 11 is a fragmentary plan view illustrating a fourth embodiment of an improved transistor made in accordance with the present invention; and

Fig. 12 is a fragmentary sectional view of the improved transistor of Fig. 11 taken along section line 12-12.

5 DETAILED DESCRIPTION OF THE INVENTION

10 An improved transistor 100 or multiple gate transistor including the structure of a first embodiment and made in accordance with the invention of the present application is shown in Figs. 1-3. The transistor 100 is formed on a base layer or semiconductor structure 102 which can be one or more semiconductor layers or structures and includes active or operable portions of semiconductor devices. The semiconductor structure 102 is formed of silicon in the illustrated embodiment although the invention is applicable to other semiconductor materials. A gate structure 104 is formed on a first oxide layer 106 formed on the semiconductor structure 102. The gate structure 104 is illustrated as a multilayer gate stack which may be formed for an array device for which the present invention is initially being used. However, other gate structures can be used and are considered to be within the scope of the present invention.

15 The first oxide layer 106 includes thin gate oxide regions represented by the region 106A defining active regions of the structure and substantially thicker field oxide regions 106B defining isolation regions. As illustrated, local oxidization of silicon (LOCOS) isolation is utilized; however, it is noted that the invention can be utilized with other well known isolation technologies as will be apparent.

The multilayer gate stack comprises a polysilicon gate layer 108, a silicided polysilicon layer 110, an oxide layer 112 and a nitride layer 114. A secondary oxide layer 116 is formed on the gate structure 104. The secondary oxide layer 116 may be formed, for example, by a chemical vapor deposition (CVD) of tetraethyl orthosilicate (TEOS) or rapid thermal processor (RTP) oxide (RTO). A conductive gate spacer 118 is formed around the gate structure 104 on the secondary oxide layer 116 with the conductive gate spacer 118 being removed from a portion 104C of the gate structure 104 to form an aperture in the spacer 118. The conductive gate spacer 118 can be formed, for example, from titanium silicide (TiSi_2).

A first portion 104A of the gate structure 104 serves as a first or actual gate for the transistor 100 while a second portion 104B of the gate structure 104 forms a pseudo gate or conductive spacer connection support to permit separate connection to the conductive gate spacer 118 which serves as a control or second gate 119 for the transistor 100. The portion of the conductive gate spacer 118 which is removed is generally on the top of the first portion 104A of the gate structure 104 and can be removed by the reactive ion etching of the TiSi_2 layer which forms the gate spacer 118.

A first contact is made through or by way of the first portion 104A of the gate structure 104 where the conductive gate spacer 118 has been removed, i.e., by passing through an aperture formed in the spacer 118, and a second contact is made to the conductive gate spacer 118. For other isolation arrangements or other embodiments of the transistor of the invention of the present application, the first portion 104A and the second portion 104B of the gate structure 104 may be formed separately from one another.

Contacting areas 120, 122 for the first gate and second gate are shown in Fig. 1 and in Fig. 2 by contact openings 120A, 122A made through a mask 124, not shown in

Figs. 1 and 3 for clarity of illustration. It is also possible to contact the gate spacer 118 over the first portion 104A of the gate structure 104 where the conductive gate spacer 118 has not been removed. Such connection to the gate spacer 118 is illustrated in Fig. 2 where a portion of the conductive gate spacer 118 is shown and a contact opening 126 is illustrated in dotted lines. While only a single transistor 100 is illustrated in the drawings, the gate structure 104 can be common to a number of transistors and can comprise a wordline for an integrated array or storage device.

In one embodiment of the invention, the gate length is $0.1\text{ }\mu\text{m}$ and is electrically isolated from the gate spacer 118 or second gate which is electrically connected to a separate driver. The spacer gate or second gate 119 preferably is formed over the thicker field oxide so that the gate-induced drain leakage (GIDL) effect is not aggravated if the potential on the second gate 119 goes negative in the low off state. Thus, turn off of the transistor 100 can be ensured by use of a negative voltage on the second gate 119. The drive current of the transistor 100 is like a $0.1\text{ }\mu\text{m}$ device but the subthreshold voltage and punchthrough are substantially that of a $0.3\text{ }\mu\text{m}$ device.

The structure of the transistor 100 may be used throughout an integrated circuit; however, it may be preferred to use the structure of the transistor 100 only in critical speed paths of an integrated circuit to gain speed since the drain voltage can be higher than VCC and the BVDSS and subthreshold voltage are substantially higher. Where the structure of the transistor 100 is used selectively within an integrated circuit, the remaining devices can be structured as standard LDD transistors using the spacers in a conventional manner. Some or all of the remaining devices can also be conventional transistors without spacers, i.e., not LDD transistors or transistors of the present invention. An integrated circuit combining conventional transistors and/or LDD transistors 128 and the transistors 100 is schematically illustrated in Fig. 4 where the transistors 100 can be used to implement output drivers for the integrated circuit. It is

also possible to scale down the gate spacer 118 or remove portions of the gate spacer 118 for compaction of the device.

The transistor 100 is initially being used in array devices; however, it should be apparent that the transistor 100 can be used in a large variety of applications to provide the noted improvements in performance. For example, the transistor 100 can be used in a dynamic random access memory (DRAM) as schematically shown in Fig. 5 where the transistor 100 is connected between a data line 130 and a storage node 132 with the first and second gates of the transistor 100 being driven by rowline drivers 134, 135, respectively. The voltage swing between off and on for the first gate controlled by the driver 134 can be less than the swing between off and on for the second gate controlled by the driver 135. In this way, it is possible to turn off the second gate by driving it to a negative potential and to turn on the second gate by driving it to a potential higher than the on potential for the first gate.

In another example schematically shown in Fig. 6, the transistor 100 is used in a semi-static low power DRAM cell as the nMOS read transistor with the parasitic capacitances of the spacer gates or spacer transistors being used for storage, and a pMOS transistor 136 being used as the write transistor for the cell. In Figs. 5 and 6, the spacer gate or second gate 119 of the transistor 100 is illustrated as two smaller gates to either side of the first gate of the transistor 100 as should be apparent from the foregoing description.

While methods of making the transistor 100 of the present application are apparent from the foregoing description, for sake of clarity a basic method will be briefly outlined. A method of making the transistor 100 comprises forming a gate structure on a first oxide layer on a semiconductor structure and a secondary oxide layer on the gate structure. A conductive spacer is formed around the gate structure on the secondary

oxide layer and the conductive spacer is removed from a portion of the gate structure to form an aperture in the spacer. A first contact is formed to the gate structure through or by way of the portion of the gate structure from which the conductive spacer has been removed, i.e. by passing through the aperture in the spacer. And, a second contact is
5 formed to the conductive spacer.

Similarly, a method for making an integrated circuit having conventional LDD transistors and transistors structured as the transistor 100 comprises forming gate structures on a first oxide layer on a semiconductor structure and a secondary oxide layer on the gate structures. Conductive spacers are formed around the gate
10 structures. The conductive spacers are utilized to form LDD transistor structures associated with a first number of the gate structures and to form transistor structures of the present invention associated with a second number of the gate structures. The transistor structures of the present invention are formed by removing the conductive spacer from portions of the second number of gate structures and forming first contacts
15 to the second number of gate structures through the apertures corresponding to the portions of the second number of gate structures from which the conductive spacer has been removed. Second contacts are formed to the conductive spacers. Of course, conventional transistors which are neither LDD nor those of the present invention can also be used in the integrated circuit with the conventional transistors being connected
20 to the LDD transistors and/or the transistors of the present application.

An improved transistor 150 including the structure of a second embodiment and made in accordance with the invention of the present application is shown in Figs. 7 and 8. Structure which is common between the transistor of Figs. 1-3 and Figs. 7 and 8 will be labeled with like numbers. The transistor 150 is formed on a base layer or
25 semiconductor structure 102 which can be one or more semiconductor layers or structures and includes active or operable portions of semiconductor devices. The

semiconductor structure 102 is formed of silicon in the illustrated embodiment although the invention is applicable to other semiconductor materials. A gate structure 104 is formed on a first oxide layer 106 formed on the semiconductor structure 102. The gate structure 104 is illustrated as a multilayer gate stack which may be formed for an array device for which the present invention is initially being used. However, other gate structures can be used and are considered to be within the scope of the present invention.

The multilayer gate stack comprises a polysilicon gate layer 108, a silicided polysilicon layer 110, an oxide layer 112 and a nitride layer 114. A secondary oxide layer 116 is formed on the gate structure 104. The secondary oxide layer 116 may be formed, for example, by a chemical vapor deposition (CVD) of tetraethyl orthosilicate (TEOS) or rapid thermal processor (RTP) oxide (RTO). A conductive layer 152 is formed around the gate structure 104 on the secondary oxide layer 116 to define a second gate. A nonconductive spacer 154 is formed over the conductive layer 152 with the nonconductive spacer and the conductive layer thereunder forming a composite spacer. Nonconductive spacer material and a portion of the conductive layer 152 are removed to expose the top of the gate structure 102, i.e., the nitride layer 114, thereby forming an aperture in the composite spacer over the gate structure 104.

A first contact is then made to the silicided polysilicon layer 110 in a manner similar to that described above relative to the transistor 100 of Figs. 1-3, for example, at a contacting area 156. A second contact is made to a portion 152A of the conductive layer 152 which was not removed, for example, at a contacting area 158. The transistor 150 provides the same benefits as the transistor 100 but effectively has a nonconductive spacer which can be advantageous since it imposes less limitations on the area which can be used for metalization to form conductors within an integrated circuit including the transistor 150 and therefor is easier to make.

A third embodiment of a multiple gate transistor of the present invention is illustrated in Figs. 9 and 10. In particular, a three gate transistor 160 is formed on a base layer or semiconductor structure 162 which can be one or more semiconductor layers or structures and includes active or operable portions of semiconductor devices.

5 The semiconductor structure 162 is formed of silicon in the illustrated embodiment although the invention is applicable to other semiconductor materials. A gate structure 164 is formed on a first oxide layer 166 formed on the semiconductor structure 162. The gate structure 164 is illustrated as a polysilicon gate; however, other gate structures can be used and are considered to be within the scope of the present
10 invention.

A secondary oxide layer 168 is formed on the gate structure 164. The secondary oxide layer 168 may be formed, for example, by a chemical vapor deposition (CVD) of tetraethyl orthosilicate (TEOS) or rapid thermal processor (RTP) oxide (RTO). A
15 conductive gate spacer 170 is formed, for example from TiSi_2 , around the gate structure 164 on the secondary oxide layer 168. The conductive gate spacer 170 and the secondary oxide 168 are then removed to the top of the gate structure 164 and to the first oxide layer 166 elsewhere. Removal of the conductive gate spacer 170 and the secondary oxide 168 over the gate structure 164 forms an opening or aperture 172 in the spacer 170 and the secondary oxide 168 through which the gate structure 164 can
20 be contacted. The gate spacer 170 and secondary oxide 168 are also removed to the first oxide layer 166 or not formed originally at a first end 160A and at a second end 160B of the transistor 160 leaving a first portion 170A of the spacer 170 on a first side of the gate structure 164 on the secondary oxide layer 168 and a second portion 170B of the spacer 170 on a second side of the gate structure 164 on the secondary oxide
25 layer 168.

In the transistor 160, the gate structure 164 defines a first gate for the transistor 160, the first portion 170A of the conductive spacer 170 defines a second gate for the transistor 160 and the second portion 170B of the conductive spacer 170 forms a third gate for the transistor 160. While a conductive spacer is illustrated in Figs. 9 and 10, it is noted that if the portion of the spacer adjacent to the secondary oxide layer is conductive, that conductive portion of the spacer will form the second and third gates for the transistor 160 in accordance with the above disclosure relating to the composite spacer of Figs. 7 and 8.

A first contact is made to the gate structure 164, for example at a contacting area 174. A second contact is made to the first portion 170A the conductive spacer 170 at a contacting area 176, or to the conductive portion of the spacer if a composite spacer is used. And, a third contact is made to the second portion 170B of the spacer 170 at a contacting area 178, or to the conductive portion of the spacer if a composite spacer is used. As illustrated, contact is made to the portion 170A of the spacer 170 using conductive spacer material which extends over the field oxide and the polysilicon gate and contact is made to the portion 170B of the spacer 170 using conductive spacer material which connects to a neighboring spacer 180 formed over a spacer support formed by a pseudo gate or polysilicon pad 182. However, the first, second and third contacts can be made using a variety of known techniques.

A fourth embodiment of a multiple gate transistor of the present invention is illustrated in Figs. 11 and 12. In particular, a two gate transistor 190 is formed on a base layer or semiconductor structure 192 which can be one or more semiconductor layers or structures and includes active or operable portions of semiconductor devices. The semiconductor structure 192 is formed of silicon in the illustrated embodiment although the invention is applicable to other semiconductor materials. A gate structure 194 is formed on a first oxide layer 196 formed on the semiconductor structure 192.

The gate structure 194 is illustrated as a polysilicon gate; however, other gate structures can be used and are considered to be within the scope of the present invention.

A secondary oxide layer 198 is formed on the gate structure 194. The secondary oxide layer 198 may be formed, for example, by a chemical vapor deposition (CVD) of tetraethyl orthosilicate (TEOS) or rapid thermal processor (RTP) oxide (RTO). A conductive gate spacer 200 is formed, for example from TiSi_2 , on one side 194A of the gate structure 194 on the secondary oxide layer 198. The top of the gate structure 194 is open for making contact to the gate structure, for example at a contact area 202.

In the transistor 190, the gate structure 194 defines a first gate for the transistor 190 and the conductive gate spacer 200 defines a second gate for the transistor 190. While a conductive spacer is illustrated in Figs. 11 and 12, it is noted that if the portion of the spacer adjacent to the secondary oxide layer is conductive, that conductive portion of the spacer will form the second gate for the transistor 190 in accordance with the above disclosure relating to the composite spacer of Figs. 7 and 8.

A first contact is made to the gate structure 194, for example at the contact area 202. A second contact is made to the conductive spacer 200, for example at a contact area 204, or to the conductive portion of the spacer if a composite spacer is used. As illustrated, contact is made to the conductive spacer 200 using conductive spacer material which connects to a neighboring spacer 206 formed over a spacer support formed by a pseudo gate or polysilicon pad 208 with the contact area 204 straddling the spacer 206. It is to be understood that the contacts can be made at a number of different locations and using a variety of known techniques. Methods of making the transistor embodiments of Figs. 7-12 are apparent from the foregoing description and the above description made relative to the embodiments of Figs. 1-3.

1. A transistor structure comprising:

- a gate structure formed on a first oxide layer on a semiconductor structure;
- a secondary oxide layer formed on said gate structure;
- a conductive spacer formed around said gate structure on said secondary oxide
- 5 layer, said conductive spacer including an aperture over a portion of said gate structure;
- a first contact to said gate structure by way of said aperture; and
- a second contact to said conductive spacer.

2. A dual gate transistor structure comprising:

- a gate structure formed on a first oxide layer on a semiconductor structure and defining a first gate;
- a secondary oxide layer formed over said gate structure;
- 5 a conductive spacer formed around said gate structure on said secondary oxide layer, said conductive spacer defining a second gate and including an aperture over a portion of said gate structure;
- a first contact to a portion of said gate structure corresponding to said aperture;
- and
- 10 a second contact to said conductive spacer.

3. A transistor structure comprising:

- an actual gate and a pseudo gate formed on a first oxide layer on a semiconductor structure, said actual and pseudo gates being separated from one another;
- 5 a secondary oxide layer formed over said actual and pseudo gates;
- a conductive spacer formed around said actual and pseudo gates on said secondary oxide layer, said conductive spacer including an aperture over a portion of said actual gate;
- a first contact to a portion of said actual gate corresponding to said aperture; and

10 a second contact to said conductive spacer at said pseudo gate.

4. A method of making a transistor structure comprising the steps of:

forming a gate structure on a first oxide layer on a semiconductor structure;
forming a secondary oxide layer on said gate structure;
forming a conductive spacer around said gate structure on said secondary oxide

5 layer;

removing said conductive spacer from a portion of said gate structure;
forming a first contact to said portion of said gate structure from which said

conductive spacer has been removed; and

forming a second contact to said conductive spacer.

5. A method of making a transistor structure comprising the steps of:

forming a gate on a first oxide layer on a semiconductor structure;

forming a conductive spacer connection support on said first oxide layer on said semiconductor structure but separated from said gate;

5 forming a secondary oxide layer on said gate and said conductive spacer connection support;

forming a conductive spacer on said gate and said conductive spacer connection support on said secondary oxide layer;

removing said conductive spacer from a portion of said gate;

10 forming a first contact to said portion of said gate structure from which said conductive spacer has been removed; and

forming a second contact to said conductive spacer at said conductive spacer connection support.

6. A method of making a dual gate transistor structure comprising the steps of:

forming a gate structure on a first oxide layer on a semiconductor structure to define a first gate;

forming a secondary oxide layer over said gate structure;

5 forming a conductive spacer around said gate structure on said secondary oxide layer to define a second gate;

removing said conductive spacer from a portion of said gate structure;

forming a first contact to said first gate at said portion of said gate structure from which said conductive spacer has been removed; and

10 forming a second contact to said conductive spacer.

7. A method of making a transistor structure comprising the steps of:

forming an actual gate on a first oxide layer on a semiconductor structure;

forming a pseudo gate on said first oxide layer on said semiconductor structure;

forming a secondary oxide layer over said actual gate and said pseudo gate;

5 forming a conductive spacer on said actual gate and said pseudo gate on said secondary oxide layer;

removing said conductive spacer from a portion of said actual gate;

forming a first contact to said actual gate at said portion of said actual gate from which said conductive spacer has been removed; and

10 forming a second contact to said conductive spacer at said pseudo gate.

8. An integrated circuit structure comprising:

a first plurality of conventional LDD transistors; and

a second plurality of transistors each comprising:

5 a gate structure formed on a first oxide layer on a semiconductor structure;

a secondary oxide layer formed on said gate structure;

a conductive spacer formed around said gate structure on said secondary oxide layer, said conductive spacer including an aperture over a portion of said gate structure;

10 a first contact to said gate structure at a portion of said gate structure corresponding to said aperture; and

a second contact to said conductive spacer, said first plurality of conventional LDD transistors and said second plurality of transistors being interconnected to form said integrated circuit structure.

9. An integrated circuit structure as claimed in claim 8 wherein said integrated circuit structure includes output drivers comprising at least a portion of said second plurality of transistors.

10. A method of making an integrated circuit structure comprising the steps of:

forming gate structures on a first oxide layer on a semiconductor structure;

forming a secondary oxide layer on said gate structures;

forming conductive spacers around said gate structures;

utilizing said conductive spacers to form LDD transistor structures associated with a first number of said gate structures;

utilizing said conductive spacers to form transistor structures associated with a second number of said gate structures by performing the steps of:

10 removing said conductive spacer from portions of said second number of said gate structures;

forming first contacts to said second number of gate structures at said portions of said second number of gate structures from which said conductive spacer has been removed; and

forming second contacts to said conductive spacers.

11. A transistor structure comprising:

a gate structure formed on a first oxide layer on a semiconductor structure;

a secondary oxide layer formed on said gate structure;

a conductive layer formed around said gate structure on said secondary oxide

5 layer, said conductive layer including an aperture over a portion of said gate structure;

a nonconductive spacer formed over said conductive layer, said nonconductive spacer including an aperture at least partially aligned with said aperture through said conductive layer;

a first contact to said gate structure at a portion of said gate structure

10 corresponding to said apertures; and

a second contact to said conductive layer.

12. A dual gate transistor structure comprising:

a gate structure formed on a first oxide layer on a semiconductor structure and defining a first gate;

a secondary oxide layer formed over said gate structure;

5 a conductive layer formed on said secondary oxide on said gate structure, said conductive layer defining a second gate and including an aperture over a portion of said gate structure;

a nonconductive spacer formed over said conductive layer, said nonconductive spacer including an aperture at least partially aligned with said aperture through said

10 conductive layer;

a first contact to said first gate at a portion of said gate structure corresponding to said apertures; and

a second contact to said conductive layer.

13. A transistor structure comprising:

a gate structure formed on a first oxide layer on a semiconductor structure;

a secondary oxide layer formed on said gate structure;

a conductive layer formed on said secondary oxide layer on said gate structure,

5 said conductive layer including an aperture over a portion of said gate structure and forming a first conductive portion of a spacer;

a nonconductive layer formed over said conductive layer, said nonconductive spacer including an aperture at least partially aligned with said aperture through said conductive layer and forming a second nonconductive portion of said spacer;

10 a first contact to said gate structure at a portion of said gate structure corresponding to said apertures; and

a second contact to said conductive layer.

14. A transistor structure comprising:

a gate structure formed on a first oxide layer on a semiconductor structure;

a secondary oxide layer formed on said gate structure;

a composite spacer formed on said secondary oxide layer on said gate structure,

5 said composite spacer comprising a conductive layer formed over said gate structure and a nonconductive layer formed over said conductive layer, said composite spacer including an aperture over a portion of said gate structure;

a first contact to said gate structure by way of a portion of said gate structure corresponding to said aperture; and

10 a second contact to said conductive layer of said composite spacer.

15. A multiple gate transistor structure comprising:

a gate structure formed on a first oxide layer on a semiconductor structure and defining a first gate;

a secondary oxide layer formed over said gate structure;

- 5 a spacer formed on at least one side of said gate structure on said secondary oxide layer, at least a portion of said spacer adjacent to said secondary oxide layer being conductive and defining at least a second gate;
 a first contact to said gate structure; and
 at least a second contact to said conductive portion of said spacer.

16. A multiple gate transistor as claimed in claim 15 wherein said spacer is formed on a first side of said gate structure to form a second gate and a second side of said gate structure to form a third gate, said second contact being to said conductive portion of said spacer defining said second gate and said multiple gate transistor further comprising a third contact to said conductive portion of said spacer defining said third gate.

- 5 17. A two gate transistor structure comprising:
 a gate structure formed on a first oxide layer on a semiconductor structure and defining a first gate;
 a secondary oxide layer formed over said gate structure;
 a first portion of a spacer formed on a first side of said gate structure on said secondary oxide layer, at least a portion of said first portion of said spacer adjacent to said secondary oxide layer being conductive and defining a second gate;
 a first contact to said gate structure; and
 a second contact to said conductive portion of said first portion of said spacer.

- 5 18. A three gate transistor structure comprising:
 a gate structure formed on a first oxide layer on a semiconductor structure and defining a first gate;
 a secondary oxide layer formed over said gate structure;

- 5 a first portion of a spacer formed on a first side of said gate structure on said secondary oxide layer, at least a portion of said first portion of said spacer adjacent to said secondary oxide layer being conductive and defining a second gate;
- a second portion of said spacer formed on a second side of said gate structure on said secondary oxide layer, at least a portion of said second portion of said spacer
- 10 adjacent to said secondary oxide layer being conductive and defining a third gate;
- a first contact to said gate structure;
- a second contact to said conductive portion of said first portion of said spacer;
- and
- a third contact to said conductive portion of said second portion of said spacer.

19. An integrated circuit structure comprising:
- a first plurality of conventional transistors; and
- a second plurality of transistors each comprising:
- a gate structure formed on a first oxide layer on a semiconductor
- 5 structure;
- a secondary oxide layer formed on said gate structure;
- a spacer formed on at least one side of said gate structure on said secondary oxide layer, at least a portion of said spacer adjacent to said secondary oxide layer being conductive and defining at least a second gate;
- 10 a first contact to said gate structure; and
- at least a second contact to said conductive portion of said spacer, said first plurality of conventional transistors and said second plurality of transistors being interconnected to form said integrated circuit structure.

20. An integrated circuit structure as claimed in claim 19 further comprising a third plurality of conventional LDD transistors, said third plurality of conventional LDD

transistors being interconnected to said first plurality of said conventional transistors to form said integrated circuit structure.

21. An integrated circuit structure as claimed in claim 20 wherein said third plurality of conventional LDD transistors are interconnected to said second plurality of transistors to form said integrated circuit structure.

22. An integrated circuit structure as claimed in claim 19 further comprising a third plurality of conventional LDD transistors, said third plurality of conventional LDD transistors being interconnected to said second plurality of transistors to form said integrated circuit structure.

23. A transistor structure comprising:

an actual gate and a pseudo gate formed on a first oxide layer on a semiconductor structure, said actual and pseudo gates being separated from one another;

a secondary oxide layer formed over said actual and pseudo gates;

a spacer formed on at least one side of said actual gate and on said pseudo gate on said secondary oxide layer, at least a portion of said spacer adjacent to said secondary oxide layer being conductive and defining at least a second gate;

a first contact to said actual gate; and

a second contact to said conductive portion of said spacer at said pseudo gate.

24. A method of making a transistor structure comprising the steps of:

forming a gate structure on a first oxide layer on a semiconductor structure;

forming a secondary oxide layer on said gate structure;

forming a conductive layer around said gate structure on said secondary oxide

layer;

forming a nonconductive spacer over said conductive layer;
 removing said conductive layer and said nonconductive spacer from a portion of
 said gate structure;
 forming a first contact to said portion of said gate structure from which said
 10 conductive layer and nonconductive spacer have been removed; and
 forming a second contact to said conductive layer.

25. A method of making a transistor structure comprising the steps of:

forming a gate structure on a first oxide layer on a semiconductor structure;
 forming a connection support on said first oxide layer on said semiconductor
 structure but separated from said gate structure;
 forming a secondary oxide layer on said gate structure and said connection
 support;
 forming a conductive layer around said gate structure and said connection
 support on said secondary oxide layer;
 forming a nonconductive spacer over said conductive layer;
 removing said nonconductive spacer from a portion of said gate structure;
 removing said conductive layer from said portion of said gate structure;
 forming a first contact to said portion of said gate structure from which said
 nonconductive spacer and said conductive layer have been removed; and
 forming a second contact to said conductive layer at said connection support.

26. A method of making a transistor structure comprising the steps of:

forming a gate structure on a first oxide layer on a semiconductor structure;
 forming a secondary oxide layer on said gate structure;
 forming a composite spacer around said gate structure on said secondary oxide
 5 layer, said composite spacer comprising a conductive layer formed over said gate
 structure and a nonconductive layer formed over said conductive layer;

removing said composite spacer from a portion of said gate structure;
forming a first contact to said portion of said gate structure from which said
composite spacer has been removed; and
10 forming a second contact to said conductive layer of said composite spacer.

27. A method of making a multiple gate transistor structure comprising the steps of:
forming a gate structure on a first oxide layer on a semiconductor structure to
define a first gate;
forming a secondary oxide layer over said gate structure;
5 forming a spacer on at least one side of said gate structure on said secondary
oxide layer, at least a portion of said spacer adjacent to said secondary oxide layer
being conductive and defining at least a second gate;
forming a first contact to said gate structure; and
forming at least a second contact to said conductive portion of said spacer.

28. A method for making a multiple gate transistor as claimed in claim 27 wherein said
step of forming a spacer comprises the steps of:
forming a spacer on a first side of said gate structure to form a second gate;
forming a spacer on a second side of said gate structure to form a third gate
5 separate from said second gate;
forming said second contact to said conductive portion of said spacer defining
said second gate; and
said method further comprising the step of forming a third contact to said
conductive portion of said spacer defining said third gate.

29. A method of making an integrated circuit structure comprising the steps of:
forming a first plurality of conventional transistors; and
forming a second plurality of transistors by performing the steps of:

forming a gate structure on a first oxide layer on a semiconductor
 5 structure;
 forming a secondary oxide layer on said gate structure;
 forming a spacer on at least one side of said gate structure on said
 secondary oxide layer, at least a portion of said spacer adjacent to said secondary
 oxide layer being conductive and defining at least a second gate;
 10 forming a first contact to said gate structure;
 forming at least a second contact to said conductive portion of said spacer; and
 interconnecting said first plurality of conventional transistors and said second
 plurality of transistors to form said integrated circuit structure.

30. A method of making an integrated circuit structure as claimed in claim 29 further
 comprising the steps of:

 forming a third plurality of conventional LDD transistors, and
 interconnecting said third plurality of conventional LDD transistors to said first
 5 plurality of said conventional transistors to form said integrated circuit structure.

31. A method of making an integrated circuit structure as claimed in claim 30 further
 comprising the step of interconnecting said third plurality of conventional LDD
 transistors to said second plurality of transistors to form said integrated circuit structure.

32. A method of making an integrated circuit structure as claimed in claim 29 further
 comprising the steps of:

 forming a third plurality of conventional LDD transistors, and
 interconnecting said third plurality of conventional LDD transistors to said second
 5 plurality of transistors to form said integrated circuit structure.

ABSTRACT OF THE DISCLOSURE

A transistor structure includes an insulated conductive gate spacer or a conductive layer under a nonconductive spacer, together forming a composite spacer, which is contacted and driven separately from the conventional gate of the transistor.

- 5 The gate spacer, conductive layer of a composite spacer or a portion or portions thereof serve as a control or controls for the transistors taking the form of a second gate or second and third gates for the transistors. The transistors may be used throughout an integrated circuit or it may be preferred to use the improved transistor only in critical speed paths of an integrated circuit. Delays within circuits including the improved
- 10 transistors are reduced since the drain voltage can be higher than VCC and the BVDSS and subthreshold voltage are substantially higher than standard LDD transistors. When the improved transistors are used selectively within an integrated circuit, the remaining devices can be structured as standard LDD transistors, using the gate spacers in a conventional manner, and/or as conventional transistors.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



00000001 00000000 00000000 00000000

FIG-7





FIG-8







FIG-11





FIG-12



DECLARATION AND POWER OF ATTORNEY
(Division, Continuation, or C-I-P)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are named below) of the invention entitled:

TRANSISTORS HAVING CONTROLLED CONDUCTIVE SPACERS, USES OF SUCH TRANSISTORS AND METHODS OF MAKING SUCH TRANSISTORS, described and claimed

 X in the attached specification;
 in the specification filed _____,
as U.S. Application Serial No. _____, and as
amended _____.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims as filed and as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status
<u>08/741,828</u>	<u>October 31, 1996</u>	<u>Pending</u>


I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Richard A. Killworth	Reg. No. 26,397
James F. Gottman	Reg. No. 27,262
Timothy W. Hagan	Reg. No. 29,001
Richard C. Stevens	Reg. No. 28,046
Robert L. Showalter	Reg. No. 33,579
Susan M. Luna	Reg. No. 38,769
James E. Beyer	Reg. No. 39,564
Bradley A. Keller	Reg. No. 37,654
Stephen A. Calogero	Reg. No. P-41,491
Charlotte L. Barney	Reg. No. 35,060
W. Bryan Farney	Reg. No. 32,651
Michael L. Lynch	Reg. No. 30,871
Lia M. Pappas	Reg. No. 34,095

Address all telephone calls to (937) 223-2050. Address all correspondence to: KILLWORTH, GOTTMAN, HAGAN & SCHAEFF, L.L.P., One Dayton Centre, One South Main Street, Suite 500, Dayton, Ohio 45402-2023.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of sole or first Inventor: Fernando Gonzalez

Inventor's signature 

Date: 12/8/97

Residence: 2579 S. Flotilla Ave.
Boise, ID 83706

Citizenship: USA

Post Office Address: c/o Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632

559400" 1305/260

Full name of second Inventor: David Kao

Inventor's signature David Kao

Date: 12/18/97

Residence: 2158 E. Lochmeadow Ct.
Meridian, ID 83642

Citizenship: P.R. China

Post Office Address: c/o Micron Technology, Inc.
8000 S. Federal Way
Boise, ID 83706-9632

00376091 00376091 00376091